INTEGRATED CIRCUIT OUTPUTS PROTECTION
DURING JTAG BOARD TESTS

Related Patent Applications

5   This application claims the benefit, under 35 U.S.C. §119(e)(1), of U.S.
Provisional Application Number 60/508,503, Attorney Docket No. TI-35491PS, entitled
IC Device Outputs Protection During JTAG Board Tests, filed October 3, 2003 by
Chananiel Weinraub.

10   **Background of the Invention**

1. Field of the Invention

This invention relates generally to integrated circuit (IC) testing, and more
particularly to a technique for providing IC outputs protection during JTAG circuit board
15   testing.

2. Description of the Prior Art

The most widely accepted test standard for integrated circuits is IEEE Standard
1149.1, also known as JTAG. This standard was created with the primary goal of
20   alleviating board-test problems via test access ports (TAPS). Widespread acceptance of
JTAG in the electronics and semiconductor industry requires current and future IC's to be
fully compliant with this standard.

Following assembly of a particular device/chip on a printed circuit board, a short
25   circuit to power/ground or to another device/chip's outputs may exist that cannot be seen
under BGA packages. The connectivity is then checked using JTAG circuitry; but since
the JTAG boundary scan chain is usually long, it may take thousands of clock cycles for
the test software to detect the short. This long duration of a short state may damage a
good device/chip, and therefore lead to customer returns and tedious and costly failure
30   analysis procedures for investigating the cause of the failure(s).

In view of the foregoing, it would be both beneficial and advantageous to provide a technique for providing IC outputs protection during JTAG circuit board testing.

Summary of the Invention

To meet the above and other objectives, the present invention provides a
technique for implementing device/chip outputs protection during JTAG circuit board

5   testing. A protection circuit detects a short or overload on every output pin; and within a
short time (i.e. 1 clock cycle) disables the output-enable signal of the associated output
buffer only during tests using the JTAG circuitry (IEEE 1149.1). A protection register is
connected to the TAP controller for analysis to point to the exact failure location.

10   According to one embodiment, an integrated circuit (IC) device outputs test
protection circuit comprises decision circuitry responsive to predetermined boundary
scan register (BSR) signals and a test access port (TAP) controller mode signal to
generate a first logic signal; a test protection circuit register responsive to the first logic
signal, a test clock and a TAP controller instruction to generate a second logic signal; and

15   logic circuitry responsive to at least one BSR signal and the second logic signal to
generate a protection circuit output control signal, wherein the protection circuit output
control signal operates within one test clock cycle to disable an output buffer associated
with a short circuit corresponding to the IC device.

20   According to another embodiment, an integrated circuit (IC) device outputs test
protection circuit comprises means responsive to predetermined boundary scan register
(BSR) signals and a test access port (TAP) controller mode signal for generating a first
logic signal; means responsive to the first logic signal, a test clock and a TAP controller
instruction for generating a second logic signal; and means responsive to at least one BSR

25   signal and the second logic signal for generating a protection circuit output control signal,
wherein the protection circuit output control signal operates within one test clock cycle to
disable an output buffer associated with a short circuit corresponding to the IC device.

According to yet another embodiment, a method of providing integrated circuit

30   (IC) device outputs protection during JTAG board tests comprises the steps of

1) providing an IC device outputs test protection circuit including decision circuitry responsive to predetermined boundary scan register (BSR) signals and a test access port (TAP) controller mode signal to generate a first logic signal; a test protection circuit register responsive to the first logic signal, a test clock and a TAP controller instruction to

5   generate a second logic signal; and logic circuitry responsive to at least one BSR signal and the second logic signal to generate a protection circuit output control signal; and

2) generating the protection circuit output control signal within one test clock cycle to disable an output buffer associated with a short circuit condition or overload condition corresponding to an IC device.

10

Brief Description of the Drawings

Other aspects and features of the present invention and many of the attendant advantages of the present invention will be readily appreciated, as the invention becomes

5   better understood by reference to the following detailed description when considered in connection with the accompanying drawing figures thereof and wherein:

Figure 1 is a diagram illustrating JTAG usage (IEEE 1149.1) well known in the art;

10

Figure 2 is a Device top level architecture diagram illustrating the BSRs in the JTAG level according to one embodiment of the present invention;

Figure 3 is a simplified block diagram illustrating the protection circuitry portion

15   of the test system architecture shown in Figure 2; and

Figure 4 is a more detailed circuit diagram illustrating the protection circuitry portion of the test system architecture shown in Figure 2 and 3.

20   While the above-identified drawing figures set forth particular embodiments, other embodiments of the present invention are also contemplated, as noted in the discussion. In all cases, this disclosure presents illustrated embodiments of the present invention by way of representation and not limitation. Numerous other modifications and embodiments can be devised by those skilled in the art which fall within the scope and

25   spirit of the principles of this invention.

Detailed Description of the Preferred Embodiments

The most widely accepted test standard for integrated circuits is IEEE Standard 1149.1, also known as JTAG, as stated herein before. This standard, as also stated herein
5   before, was created with the primary goal of alleviating board-test problems via test access ports (TAPS); and widespread acceptance of JTAG in the electronics and semiconductor industry requires current and future IC's to be fully compliant with this standard. Looking now at Figure 1, a diagram illustrates JTAG usage (IEEE 1149.1) that is well known in the art. With continued reference to Figure 1, a first chip 10 including a
10   boundary scan register (BSR) 12 has a JTAG compliant primary output buffer 14 connected to JTAG compliant primary input buffer 18 associated with a second chip 20 including a boundary scan register (BSR) 22.

Looking now at Figure 2, a device top levels architecture 30 is shown as the
15   BEST recommended top levels architecture for ANY device , containing one embodiment of the present invention. Device architecture 30 can be seen to include a core level 32 that implements functional, scan I/O, BIST I/O and analog I/O features. These features are the functionality of the device and additional Design For Test (DFT) logic, used to implement the desired test level 34 features such as output enable,
20   multiplexing and I/O selection. Test level 34 logic is then employed to access the desired JTAG level 36 BSR's, each associated with its respective core. Protection circuitry 40 is shown associated with a particular BSR.

Figure 3 is a simplified block diagram more fully illustrating the protection
25   circuitry 40 portion in the JTAG level of the device architecture 30 shown in Figure 2. When a short is indicated, the protection circuitry 40 will operate to disable the output-enable of the corresponding output buffer 42 within one clock cycle of the timing clock or in response to another control signal from the Decision Circuitry 44. In this way, output protection is obtained without any additional delay during a functional mode. The
30   exact short location can be read from the Protection Register 46 that is connected to the

TAP controller 38 seen in Figure 2. Most preferably, the Protection Register 46 can be cleared while reading if for analysis purposes.

5   Figure 4 is a more detailed circuit diagram illustrating the protection circuitry 40 portion of the device architecture 30 shown in Figures 2 and 3. It can be appreciated that if the Decision Circuitry 44 is implemented using a simple XOR gate 50, then the inputs/outputs 60, 70 to be protected should use a bi-directional buffer 42 such as shown in Figures 2-4. The present invention is not so limited however, and it shall be understood that the Decision Circuitry 44 shown in Figures 3 and 4 may also be

10   implemented, for example, using an output current sense. Most preferably, the protection circuitry 40 will be activated upon the following conditions during JTAG tests:

1)   following an update data register 71 inside the control BSR enabling the output;

2)   Decision Circuitry 44 indication 80 of a short or overload; and

15   3)   a mode signal 90 from the TAP (test access port) controller (enumerated 38 in Figure 2) enabling the control BSR.

With continued reference to Figure 4, protection circuitry 40 can be seen to have an OR gate 100. OR gate 100 operates to enable the protection flip-flop 102, to force a

20   tri-state ('Z'-State) on the output buffer 42 (by disabling the output-enable input of the output buffer 42). The OR gate may have a third input connected to signal Shift-PR coming from the TAP controller (enumerated 38 in Figure 2), in order to force a tri-state ('Z'-State) on the output buffer 42 during the SHIFT of the Data from the protection flip-flop 102

25

Protection flip-flop 102 is implemented to capture a failure condition on its 'D'-input and to shift out the value to indicate the failure; and thus the failure location (pin number) can be determined.

AND gate 104 is employed to reset/clear the protection flip-flop 102 when a 'TRST*' signal is active(='0'), or when the TAP controller 38 is in a 'Test-Logic-Reset-State'.

5   OR gate 106 functions to enable the protection flip-flop 102, to maintain/lock its present state/value.

A 3-input AND gate 108 continuously checks for 3 conditions to occur, in order to indicate a failure:

10   Condition 1: after TAP-Update DR is enabling the primary output buffer 42

Condition 2: Decision Circuitry 44 indication of a short or overload from Exclusive OR gate 50; and

Condition 3: Mode signal from the TAP Controller 38 enables the Control BSR.

15   Exclusive OR Gate 50, as stated herein before, functions to detect a short or overload of the output buffer 42, by comparing the output value that is being driven by the output buffer, with the value from the input buffer. In this implementation, any mismatch will be detected by the XOR Gate 50. Other implementations can also be employed, as stated herein before. Such implementations may use current-sensing

20   circuitry, for example, in the output buffer 42 (without the need for an input buffer).

An inverter gate 110 operates to invert the TAP-Update DR signal in order to create 'Condition 1' to be used by the 3-input AND gate 108.

25   In view of the above, it can be seen the present invention presents a significant advancement in the art of JTAG board testing. Further, this invention has been described in considerable detail in order to provide those skilled in the JTAG board test art with the information needed to apply the novel principles and to construct and use such specialized components as are required. In view of the foregoing descriptions, it should

30   further be apparent that the present invention represents a significant departure from the prior art in construction and operation. However, while particular embodiments of the

present invention have been described herein in detail, it is to be understood that various alterations, modifications and substitutions can be made therein without departing in any way from the spirit and scope of the present invention, as defined in the claims which follow. The embodiments described herein before, for example, have assumed the usage

5   of an output buffer 42 that has an active-low output-enable input. Other types of output buffers can just as easily be employed so long as the particular implementation is modified accordingly to provide the desired results in accordance with the inventive principles described herein above.